


What is the LVDS?

What is the LVPECL?

## CMOS output LOGIC



## LVPECL/LVDS output circuit




Figure 1 The Basic ECL Circuit

Current-driving mode device

## Balanced Device vs Unbalanced Device

- ◆ **TTL / CMOS OSC → Unbalanced Device**  
operating in “saturation region” in TTL logic
- ◆ **LVPECL / LVDS OSC → Balanced Device**  
operating in “active region” in ECL logic  
→ switching fast & suitable for “high frequency applications”


### Advantage for Balanced Device

- ◆ High noise immunity
- ◆ Low power consumption
- ◆ Low radiated noise
- ◆ High integration density


## LVPECL/LVDS Signal Analysis

**LVPECL & LVDS signal : DC-signal + AC-signal**

- ◆  $V_c = (\frac{1}{2}) * (V_1 + V_2)$  --- Common Mode Signal
- ◆  $V_d = V_1 - V_2$  --- Differential Mode Signal




- ◆  $V_1 = V_c + V_d/2$
- ◆  $V_2 = V_c - V_d/2$




**Signal analysis can be implemented easily by math. tool**


## LVPECL Testing circuit



## LVPECL Output Level & Waveform




# LVPECL Output Waveform




$$\begin{aligned} \text{DUTY1} &= 100t_w/t_{PER} (\%) \text{ @ crossing point} \\ \text{DUTY2} &= 100t_w/t_{PER} (\%) \text{ @ 50\% waveform} \end{aligned}$$

Timing chart


## LVDS Testing circuit



## LVDS Output Level & Waveform



# LVDS Output Waveform



$$\text{DUTY} = 100t_w/t_{\text{PER}} (\%) \text{ @ crossing point}$$

$$\Delta V_{\text{OD}} = |V_{\text{OD}'} - V_{\text{OD}}|$$

Timing chart

# Typical period jitter test data

